

## Feature

Pass Bands: 0.38GHz~0.52GHz, 0.5GHz~0.67GHz, 0.62GHz~0.86GHz;

Insertion Loss in pass bands:  $\leq 6.5$ dB

Isolation between pass bands:  $\geq 30$ dB

Size: 4.5x4.5x0.1mm

## Description

This device is a PIN monolithic integrated switch filter bank chip. Adopt +5V/-5V logic control; operating current is 25mA typ. and switching time is less than 20ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

## Absolute Rating

Control Voltage	-1.5V~+6V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125°C


## Electrical Specifications ( $T_A = +25^\circ\text{C}$ )

Spec.	Pass band 1	Pass band 2	Pass band 3	Unit
Freq. Range	0.38~0.52	0.5~0.67	0.62~0.86	GHz
Insertion Loss	$\leq 6.5$	$\leq 6.5$	$\leq 6.5$	dB
Rejection	$\geq 30@0.25\text{GHz}$	$\geq 30@0.33\text{GHz}$	$\geq 30@0.42\text{GHz}$	dBc
	$\geq 30@0.76\text{GHz}$	$\geq 30@1\text{GHz}$	$\geq 30@1.24\text{GHz}$	dBc
VSWR	$\leq 1.8$			


S2P file name: BWSBF3-R38\_R86-4C6.s2p

## Typical Test Curves


Pass band 1 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 2 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 3 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )



Return Loss VS Frequency ( $T_A=25^\circ\text{C}$ )



### Mechanical Specification



### Truth Table

Control Voltage (VEE= -5V)			Pass bands
V1	V2	V3	
0V	5V	5V	0.38~0.52GHz
5V	0V	5V	0.5~0.67GHz
5V	5V	0V	0.62~0.86GHz
Status: Low (0) -5V; High (1) +5V			


### PINS Definitions

Symbol	Description
IN, OUT	RF Input, RF Output
V1,V2,V3	Control ports
VEE	Charging ports


Notes:

1. Dimensions are um. Tolerance:  $\pm 0.05\text{mm}$
2. Die thickness is 0.1mm
3. Typical bond pad is 100um \*100um, which is 50um away from chip edge.
4. The bottom of the device is gold plated, should be grounded.

### Recommended Assembly Diagrams



### Functional Diagram



### Application Notes:

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.
2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10^{-6}/^\circ\text{C}$ ) with GaAs.
3. Recommend using  $\Phi 25\text{um}$  Au wire for bonding, whose length is around 200um.
4. Sinter by AuSn (80/20), which doesn't exceed  $300^\circ\text{C}$  within 30 seconds max.
4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
6. The device is sensitive to ESD. ESD protection is required during storage and usage.
7. If you have any questions, please contact us.